# Notice of References Cited Application/Control No. 09/769,004 Examiner Baoquoc N. To Applicant(s)/Patent Under Reexamination SMITH, DAVID Page 1 of 2

# **U.S. PATENT DOCUMENTS**

	J. J				
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-	, 9 m L		
	D	US-			
	F	US-			
	F	US-			
	G	US-			
	Н	US-			
	ļ	US-			
- Care	J	US-			
	К	US-			
	L	US-	i i		
	М	US-			

# **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q				9489	
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

* .		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Wall et al. Generatign verifiable microprosessrs state machine code with HDL Design Tools, Industrial Electronics society, Vol. 3, page 2441-2446, Nov 2-6 2003.
	٧	Pflanz et al. On-line detection and correction in storage elements with cross-parity check, On-line Testing Workshop, pages 1-5 July 8-10 2002.
	w	Vanbekbergen et al. A design and validation system for asynchronous circuits, Annual ACM IEEE Automation Conference, page 725-730, 1995.□□
	x	Ahdoot et al. IBM FSD VLSI chip desgin methodogy, Annual ACM IEEE Desgin Automation Conference, pages 39-45, 1983.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

# Notice of References Cited Application/Control No. | Applicant(s)/Patent Under | Reexamination | SMITH, DAVID | Examiner | Art Unit | Page 2 of 2

# **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-	,		
	С	US-	A 3		
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-	·		
	ı	US-			
	J	US-			
	К	US-			
	L	US-		11:	
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	a					
	R					
	S					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Pandey et al. Formal verification of PowerPC arrays using symbolic trajectory evaluation, Annual ACM IEEE Desgin Confrence, page 649-654, 1996.
	٧	Donald J. McGinnis Autocheck program, program to check vlidity of printed circuit cards and circuit, ACM/CSC-ER, Proceeding of the ACM annual confernce, Vol. 1, page 398-420, year2 1972.
	W	Kern et al. Formal verification in hardware desgin: a survey, ACM Transactions on Design Automation of Electronic System (TODAES), Vol. 4, Issue 2, pages 123-193, 1999.
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.